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Minimum Propagation Delays in VLSI
CARVER MEAD AND MARTIN REM
Abstract-Conditions are outlined under which propagation delays in
VLSI circuits can be achieved that are logarithmic in the wire lengths.
These conditions are imposed by area requirements and the velocity
of light.
1, INTRODUCTION
With feature sizes decreasing and chip area increasing it be-
comes more and more time consuming to transport signals
over long distances across the chip [ 5 ] . Designers are already
introducing more levels of metal connections using wider and
thicker paths for longer distances. Another recent develop-
ment is the introduction of an additional level of connections
between the chip and the printed circuit board; multilayer
ceramic chip carriers, The trend is undoubtedly towards even
more connecting levels.
In this paper we demonstrate that it is possible to achieve
propagation delays that are logarithmic in the lengths of the
wires, provided the connection pattern is designed to meet
rather strong constraints. These constraints are, in effect, sat-
isfied only by connection patterns that exhibit a hierarchical
structure. We also show that even at the ultimate physical
limits of the technology the propagation for reasonably sized
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VLSI chips is dominated by these considerations rather than
by the velocity of light.
II. PROPAGATION DELAY
We compute the time it takes a minimum-sized transistor
to drive a wire of length 1 with width s. We assume the wire
to have a distance s to its neighboring wires and a thickness
and spacing to the layer beneath it of m where u is a constant
smaller than one. This model is representative of current tech-
nology at all levels from the smallest transistors through printed
circuit boards. Let so be the minimal width of a wire on the
chip so that a minimal transistor has area St.
The following equation is a good approximation of the total
time T required to drive the wire:
T= (Rt i-Rw) Cw (1)
where R ~ is the resistance of the minimal transistor, R ~ is the
resist ante of the wire, and C’w is its capacit ante. The resis-
tance of a wire is proportional to its length and inversely pro-
portional to its cross section
RW ‘p+. (2)
The capacitance of a wire is inversely proportional to the dis-
tance to its underlying layer and it is proportional to the area
of the side facing that layer:
(3)
r, 0s 0
We note that the product of RW and CW is already quadratic
in 1. Thus the time it takes to drive a wire is at least quadratic
in the wire length. However, things are not as bad as they
look: R ~, the resistance of a minimal transistor, is the domi-
nant term in (1). We can decrease that term by fitting a larger
driver to the wire. But that driver must then in its turn be
charged by the transistor driving it. The optimal arrangement
is the well-known exponential sequence of drivers. The first
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one is the minimal transistor; the next one is bigger by a factor
w It drives another driver that is again bigger by a factor a,
etc., until we finally reach a driver that is large enough to drive
the whole wire in a sufficiently short time.
There exists a simple rule to determine the time required to
have a driver charge another driver [2]. Let T be the time it
takes a minimal transistor to charge the gate of another mini-
mal transistor. The time required to have a driver with capaci-
tance Cl drive another driver with capacitance C2 is
(4)
Let C’t be the capacitance of a minimal transistor. We have
it drive a driver with capacitance CYCt. This second one drives
a driver with capacitance &zCt, etc., until the last driver has
a gate capacitance of about CW/a. The number of drivers (in-
cluding the initial transistor) required is
The capacitance Ct of a minimal transistor is equal to (e.r~ )/d
in which d is the thickness of the gate insulator. The number
of drivers is then lo% ld/s~ u and we get for the time Td spent
in driving a zero resistance wire through the sequence of
drivers
i“d = CYT logs #.
S(Ju (6)
We may replace(1) by
T~Td+RWCW. (7)
From (2), (3), (6), and (7) we conclude
(8)
We now have a formula for the propagation delay with both
a logarithmic and quadratic term. One can see why a longer
wire requires a larger s: that decreases the quadratic term.
Actually, we wish to restrict the lengths of wires to values of
1 that are sufficiently small to assure that the quadratic term
does not dominate. We therefore restrict ourselves to values
of 1 for which the quadratic term is smaller than the logarith-
mic one. If a signal must go a distance 1 we chose a path of
widths and thickness QS such that
(9)
With this choice we assure that the total delay will never be
larger than twice that required if there were no wire delay
Td<T<2Td. (lo)
We have assumed that the values of s could be chosen from
a continuous range. Although this is a good conceptualization
of the increasing number of different connection layers, in
practice we will have to chooses from a discrete set. The con-
necting wires will be placed at different levels. The widths of
the paths at the next level will be some factor ~ times the
widths at the preceding level. Given a distance 1 the signal
has to travel (9) gives us the ideal s and we choose the next
level at which the widths of the wires are larger than s. This
leads to an interesting observation, the “magnifying glass
phenomenon.” Not only will the widths of the wires at any
given level be the same but their lengths will also be about
equal. The patterns at different levels are similar; at the next
level the features are just magnified by a factor (3.
Velocity of L igh t
Asymptotically, no signal can travel faster than the velocity
of light. We must ask under what conditions the above con-
siderations will set a limit which is more stringent, i.e., when
the velocity of light is not attainable. In (6) and ( 10) we can
substitute ~ = so/v where u is the limiting velocity of electrons
in the channel (a few 106 cm/s in silicon)
2(ISO
T< —lOG$.
u
(11)
The minimum additional time A T required to propagate a
signal an additional distance Al is
AT dT> crso
____
Al dl–vllna”
(12)
The domain of validity of the above results is Al/AT < c in
which c is the velocity of light in Si02
Co!so
l<— (13)
ulna”
For typical technology today, so = 4p, @ln O! is about 6,
and 1 should be less than about 10 cm. Off chip the velocity
of light can be higher, however, and the approximation is good
to about a foot. Hence the velocity of light cannot be reached
using the best MOS technology in the most optimal way within
a typical small card bay but will be important at larger dimen-
sions. Even for the ultimate technology (sO = 0.25 u), the re-
sults given above will dominate over velocity-of-light consid-
erations for chips up to about a centimeter across.
111. AREA
The arrangements outlined in the preceding section allowing
us to treat propagation delays as being logarithmic will only
work if we can allot enough area at the lowest level for the
drivers and at the higher levels for the wires.
A minimal transistor has area s;. The next driver in the se-
quence requires an area crs~, the third one ~2s~, etc. The
total area A of the drivers thus becomes
A~s~(l+ a+a2+”” ”)(logal terms) (14)
Sg(l - 1)
A—N
~-1’
or approximately
(15)
(16)
Notice that we can trade area for time. By increasing ~ the
area of the drivers decreases, cf. ( 16), but the propagation de-
lay increases, cf. (8).
A transistor that has to drive a wire of length L’requires area
s~ l/(cx - 1) at the lowest level. This area is proportional to
the length of the wire, That is fortunate; if we double both
the length and the width of a chip we also double the lengths
of the longest (cross-chip) wires and the areas of their drivers.
But the total area of the chip will quadruple and we will thus
be able to double the number of wires as well.
The longer wires come on higher levels on which the wires
are wider thereby consuming more area. Each level, however,
has the same total area. As a result, we can accommodate the
wires at the higher levels only if we do not have too many of
them. Assume again that at the next level the wires are/3 times
thicker, longer, and wider. Call the lowest level number O and
let lVj be the number of wires at level i (i> O); then we must
have
Ni < No~-2i. (17)
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The number of wires as a function of their lengths must de-
crease exponentially fast, This is a strong restriction. It sug-
gests that efficient chips must have a hierarchical structure
[2], [4]. If a design does not meet this exponential rule the
best we can achieve is a propagation delay linear in the wire
length by inserting repeaters at equidistant positions along
the wires. The consequences of linear wire delays are dis-
cussed in [ 1].
One may also see complexity computations that assume that
wires have no delay. Thompson, e.g., writes in [6]
The propagation time can be made independent of the length of
the wire, by fitting larger drivers to longer wires. Larger drivers
of course occupy more area, but need not take more than 10
percent of the area of the wire they drive, By fudging Aupwards
by 5 percent, the area of the driver is thus absorbed into the area
of its wire.
We have seen that the area of the driver is indeed propor-
tional to the wire length but Thompson neglects the fact that
charging the gate of the larger driver will also take time. Our
choice of the sequences of exponentially growing drivers al-
lowed us to do this in a time that is logarithmic in the wire
length, a technique that can work only if we have very few
long wires. Thompson’s model also neglects the fact that the
drivers have to be at the lowest level, in polysilicon and dif-
fusion, independent of the level of the wire.
[1]
[2]
[3]
[4]
[5]
[6]
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Switched-Capacitor Frequency Control Loop
T. R. VLSWANATHAN,S. MURTUZA, V. H. SYED, J. BERRY,
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Abstract-A novel approach to digital transduction of physical quan-
tities using a switched-capacitor frequency control 100P is presented.
The operation of the loop as well as its properties are explained. A few
applications are outliied with supporting experimental results.
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I. INTRODUCTION
Digital transduction of physical quantities is extremely im-
portant to fully exploit the microprocessor evolution for
real-time process control applications or robotics. The modern
trend [ 1] is to integrate the transducer and the associated
signal processing circuits on a single chip of silicon rdong with
the microprocessor.
In many transducers, the physical quantity to be measured
causes a change in the value of a resistor or a capacitor giving
an analog electrical signal which is sampled and digitized using
an analog-to-digital converter. The switched-capacitor fre-
quency control looP provides a unified approach to obtain a
digital output proportional to either resistance R or capacitance
C by generating a periodic signal whose period is equal to the
product RC. The loop locks and tracks the value of the circuit
element by adjusting the period which is easily digitized by
means of a precise clock. The dynamics of the tracking process
is fast enough for a wide range of industrial applications.
II. THE FREQUENCY CONTROL LooP
In Fig. l(a) the resistor R and the switched-capacitor (SWC)
C operate in parallel between the reference source VR and the
node P of the operational amplifier (OP amp), The op amp in
conjunction with C2 forms an integrator. The output voltage
(u) of the op amp is fed to a loop filter which in turn drives a
voltage-controlled oscillator (VCO). A nonoverlapping two-
phase clock is derived from the output of the VCO.
Switches S1, S;, S2, and S; are open when the clock is low
and they close when the clock goes h~gh. S 1 and S ~ are oper-
ated by clock phase @l and S2 and S2 are operated by phase
@2. This is a well-known SWC arrangement [2] which is in-
sensitive to the parasitic capacitances.
Assuming that R and C are fixed, a current Z= ( VR /R) flows
into the inverting input of the op amp which is at virtual
ground, The corresponding integrator output u(t)will be a
negative going ramp voltage. This voltage, filtered through the
loop filter, controls the frequency of the VCO. In VCO’S
based on relaxation oscillators, frequency .f is related to the
average value D of the input voltage u(t) by the relationship
~= ~ [ 1- (u/V *)I where f* and V* can be preprogrammed.
As u decreases, .f increases and the corresponding period (T Q
l/f) decreases. Since the switch pairs (S1, S{ ) and (S2, S; )
operate once for each period of the VCO, a quantum of charge
CVR is removed from the input of the integrator in each period
2’. This causes the output of the integrator to jump up by a
step of magnitude equal to VR(C/CZ ). Thus in the steady
state, u(t) will be a sawtooth with constant period. If the con-
tinuous charge supply into the integrator exceeds the discrete
charge removal, u decreases. This in turn reduces T, thereby
speeding up the charge removrd process. Thus there is a nega-
tive feedback in the loop. If the free-running frequency f* of
VCO is chosen properly, the loop locks and adjusts ~ such that
the charge fed into the integrator during a period T through
the resistor equals the charge CVR removed by the SWC in the
same period giving the charge balance condition ( VR/R) T =
CVR or T = CR. Thus T is precisely equal to the time constant
CR because any small charge unbalance would vary u which
will, in turn, readjust the value of T to restore the balance con-
dition. Any soft nonlinearity or temperature dependence in
the input-output relationship of the VCO does not affect the
operation of the loop. In essence, the loop matches with pre-
cision a continuous process with a discrete process. The u~e af
the SWC in the inverting mode enables the use of a single refer-
ence voltage which does not appear in the charge balance con-
dition. In its simplest form the loop works without any loop
filter, i.e., the output of the integrator feeds the VCO.
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